Study and Evaluation in CMOS Full Adders

在线阅读 下载PDF 导出详情
摘要 Lowpoweraddercircuits,SERF,10T-Ⅰ,10T-Ⅱ,10T-Ⅲandacomplementaryadder(28T)atphysicallayoutlevelareevaluated.Simulationsbasedontheextractedaddercircuitlayoutsareruntoassesshowvariouscircuitsetupscanimpactthespeedandpowerconsumption.Inaddition,impactsofoutputinvertersonthecircuitperformanceofmodifiedSERFand10Taddersduetothresholdlossproblemarealsoexamined.Differencesamongtheseaddersareaddressedandapplicationsoftheseaddersaresuggested.
机构地区 不详
出版日期 2003年01月11日(中国期刊网平台首次上网日期,不代表论文的发表时间)
  • 相关文献